Gowthami P, Satyanarayana RVS. FPGA Implementation of Reversible Adder/Subtractor. AJEAT [Internet]. 2018 Jul. 8 [cited 2026 Mar. 1];7(2):16-20. Available from: https://www.ajeat.com/index.php/ajeat/article/view/1011